LOAD/MOVE DUPLICATE INSTRUCTIONS FOR A

PROCESSOR

-10 System Bus Frequently used paths Less frequently used paths **Bus Unit** -14 -12 2nd Level Cache 1st Level Cache On-die, 8-Way 4-way, low latency 18 Front End r 26 **F30** Execution Execution Fetch/Decode Trace Cache Retirement Out-Of-Order Core Microcode ROM Branch History Update BTBs/Branch Prediction


FIG. 1

100 BRIFF. FEBOLI

Matter No.: 10559-644001 Page 2 of 5 Applicant(s): Patrice Roussel

LOAD/MOVE DUPLICATE INSTRUCTIONS FOR A

**PROCESSOR** 



F16.2


Page 3 of 5

Matter No.: 10559-644001 F Applicant(s): Patrice Roussel LOAD/MOVE DUPLICATE INSTRUCTIONS FOR A PROCESSOR

Double Quadword Low Double work low a wed word 32.31 h Double word ę, 3 High Qued word

LOAD/MOVE DUPLICATE INSTRUCTIONS FOR A

**PROCESSOR** 



F1 G, 4

Matter No.: 10559-644001 F
Applicant(s): Patrice Roussel
LOAD/MOVE DUPLICATE INSTRUCTIONS FOR A Page 5 of 5

**PROCESSOR** 

SIMD Extensi	ion Register Layout	Data Type
	MMX Re	egisters <b>J58</b>
MMX Technolo		8 Packed Byte Integers
		4 Packed Word Integers
		2 Packed Doubleword Integers
		Quadword
	MMX Re	egisters <b>58</b>
SSE		8 Packed Byte Integers
		4 Packed Word Integers
		2 Packed Doubleword Integers
		Quadword
	XMM Registers	4 Packed Single-Precision Floating-Point Values
	MMX R	egisters
SSE2		2 Packed Doubleword Integers
		Quadword
	XMM Registers -	<b>184</b> 2 Packed Double-Precision
		Floating-Point Values
		16 Packed Byte Integers
		8 Packed Word Integers
		4 Packed Doubleword Integers
		2 Quadword Integers
		Double Quadword

FIG. 5